

## VOLTAGE BOOSTER CONVERTER

### Field of the invention:

The invention relates to a voltage booster converter, or "boost converter", making it possible to obtain from a DC input voltage a DC output voltage of higher value than the supply voltage.

5

### Background of the invention:

In order to power certain electronic devices, in particular those intended for aeronautics, it sometimes proves to be necessary to generate electric voltages of high level, from a low-voltage common supply generator.

- 10 The "boost converters" used for this purpose are chopper converters that are nonisolated so as to retain high efficiencies and small dimensions.

Figure 1a shows a basic diagram of a voltage booster converter of the prior art.

- 15 The circuit of figure 1a is powered, via two input terminals A and B, by a generator E of DC input voltage Vin and provides a DC output voltage Vout on a load Rout in parallel with a capacitor Cout. The positive pole of the generator E is connected, across an inductor Lin and a diode Dd, to a terminal C of the resistor Rout in parallel with the capacitor Cout, the other terminal D of the resistor Rout being connected to the negative pole of the 20 generator E. A switch Int connected, on the one hand, to the connection point of the inductor Lin and the diode Dd, and, on the other hand, to the negative pole of the generator E, periodically places the inductor Lin in parallel with the generator E.

- 25 The switch Int is turned on for the time Ton and open for the time Toff. The diode Dd is conducting for the time Toff and open for the time Ton. We refer to  $\alpha = \text{Ton}/(\text{Ton} + \text{Toff})$  as the duty ratio.

Figure 1b shows the control signal of the switch Int of the "boost converter".

- 30 When Int is closed, for the time Ton, the inductor Lin sees at its terminals the voltage Vin of the generator E. The current ILin in this inductor increases by the value:

$$\Delta ILin_{Ton} = Vin \cdot Ton / Lin$$

When the switch Int is open and the diode Dd conducts, that is to say for the time Toff, the inductor Lin sees at its terminals the difference between the input voltage Vin and the output voltage Vout. The current ILin in this inductor therefore decreases by the value:

5       $\Delta ILin_{Toff} = ((Vin - Vout) \cdot Toff) / Lin$

The equilibrium state is attained when the sum of these two variations is zero, i.e.:

$$((Vin - Vout) \cdot Toff) / Lin + Vin \cdot Ton / Lin = 0$$

which leads to the expression for the equilibrium voltage:

10      $Vout = Vin / (1 - \alpha)$

$\alpha$  lying between 0 and 1, the output voltage Vout is therefore higher than the input voltage Vin, the structure of figure 1a is that of a voltage booster.

Figure 1c shows the current in the "boost converter" of figure 1a.

15     In practice, the switch Int may advantageously be embodied by semiconductors. Mention may be made, in a nonlimiting manner, of MOS and bipolar transistors, IGBTs or MCTs.

20     The voltage booster converters of the prior art comprise limitations. Specifically, it is difficult to obtain voltage ratios Vout/Vin of greater than 5 while retaining optimal converter efficiency. Specifically, the switch is subjected at one and the same time to very large currents and high voltages.

25     Other nonisolated structures may be used. Mention may for example be made of the autotransformer type boost converter or the placing of two boost converters in series. Unfortunately, none of these solutions exhibits the expected efficiency performance.

#### Summary of the invention :

In order to alleviate the drawbacks of the voltage booster devices of the prior art, the invention proposes a voltage booster converter comprising:

30     - a pair of input terminals A and B for connecting a DC input voltage Vin between these two terminals;

- a pair P0 of switches SB, SH in series connected by the switch SB to the input terminal B, the input terminal A being connected across an input inductor Lin to the connection point between the two switches SB and SH in

series, each switch SB, SH comprising control means so as to be placed simultaneously, one in an on state the other in an isolated state;

- a pair of output terminals C and D, for powering, by an output voltage  $V_{out}$ , a load  $R_{out}$ , the output terminal D being connected to the input terminal B, comprising:
  - K other additional pairs  $P_1, P_2, \dots, P_i, \dots, P_{K-1}, P_K$  of switches in series with the pair  $P_0$  between the output terminal C and the switch SH with  $i = 1, 2, \dots, K-1, K$ , the two switches of one and the same additional pair  $P_i$  being connected across an energy recovery inductor  $L_{r_i}$ ;
- 10 - K input groups,  $G_{in_1}, G_{in_2}, \dots, G_{in_i}, \dots, G_{in_{K-1}}, G_{in_K}$ , of  $N_i$  capacitors C of like value each in series, with  $i = 1, 2, \dots, K-1, K$  and  $N_i = i$ , the electrode of the capacitors of one of the two ends of each input group being connected to the common point between the two switches SB, SH of the pair  $P_0$ , at least the electrode of the capacitors of each of the other ends of the input groups being connected respectively to the common point between each the switch  $SH_i$  and the recovery inductor  $L_{r_i}$  of the corresponding pair  $P_i$  of like rank  $i$ ,
- 15 - K output groups,  $G_{out_1}, G_{out_2}, \dots, G_{out_i}, \dots, G_{out_{K-1}}, G_{out_K}$ , of  $M_i$  capacitors C of like value each in series, with  $i = 1, 2, \dots, K$  and  $M_i = (K+1)-i$ , the electrode of the capacitors of one of the two ends of the output groups being connected to the output terminal C, at least the electrode of the capacitors of each of the other ends of the output groups being connected respectively to the connection point between two pairs of consecutive switches  $P_{i-1}$  and  $P_i$ ;
- 20 in that the switches of these other K additional pairs are controlled so as to form, when the switch SB of the pair  $P_0$  linked to the terminal B is switched to the on state for a time  $T_{on}$ , a first capacitor network connected on the one hand across the switch SB to the terminal B and, on the other hand, to the terminal C, comprising the groups of input capacitors in series with the groups of the output capacitors such that a group of input capacitors  $G_{in_i}$  is in series with its respective group of output capacitors  $G_{out_i}$ ,
- 25 30 and in that when the switch SB of the pair  $P_0$  linked to the input terminal B is switched to the isolated state for a time  $T_{off}$  these other K pairs of switches form a second capacitor network connected to the terminal A across the input inductor  $L_{in}$  comprising the input group  $G_{in_K}$  in parallel with the output group  $G_{out_1}$ , in parallel with groups of input capacitors in series

with groups of the output capacitors such that a group of input capacitors  $G_{in_{i-1}}$  is situated in series with a group of output capacitors  $G_{out_i}$ .

- The voltage  $V_{out}$  at the output of the converter is dependent on the duty ratio  $\alpha = T_{on}/(T_{on}+T_{off})$ , the capacitors C of the networks having one and the same value, the voltage  $V_{out}$  is given by the relation:

$$V_{out} = (V_{in}/(1-\alpha)).(K+1).$$

- The switches comprise a control input (control means) so as to be placed simultaneously, one in an on state through the application to its control input of a first control signal, the other in an isolated state by the application to its control input of a second control signal complementary to the first.

In practice, the switches may advantageously be embodied by semiconductors. Mention may be made, in a nonlimiting manner, of MOS and bipolar transistors, IGBTs or MCTs.

- 15 The converter furthermore comprises an output filtering capacitor  $C_{out}$  in parallel with the load  $R_{out}$  between the output terminals C and D.

- In an embodiment of a booster converter, according to the invention, providing a positive output voltage  $V_{out}$ , the potential of the terminal A is greater than the potential of the terminal B, the potential of the output terminal C is greater than the potential of the output terminal D.

In another embodiment of a voltage booster converter, according to the invention, providing a negative voltage, the potential of the terminal A is less than the potential of the terminal B, the potential of the output terminal C is then less than the potential of the output terminal D.

25

Brief description of drawings :

The invention will be better understood with the aid of exemplary embodiments according to the invention, with reference to the indexed drawings, in which:

- 30 - figure 1a, already described, shows a basic diagram of a voltage booster converter according to the prior art;
- figure 1b shows the control signal of the switch Int of the "boost converter" of figure 1a;
  - figure 1c shows the current in the "boost converter" of figure 1a;

- figure 2 shows the general structure of the converter according to the invention comprising K pairs of additional switches;
- figure 3a represents an exemplary embodiment of a voltage booster converter with two stages, according to the invention, without the recovery inductor;
  - figure 3b shows the structure of a negative version of the converter of figure 3a;
  - figure 4a shows a simplified structure of the voltage booster converter of figure 3a;
  - 10 - figure 4b shows the structure of a negative version of the converter of figure 4a;
  - figure 5a shows the voltage booster converter of figure 3a comprising an energy recovery inductor;
  - figure 5b shows a first version of an impedance  $Z_i$  for enhancing the reliability of the converter according to the invention;
  - 15 - figure 5c shows another impedance  $Z_i$  for enhancing the reliability of the converter according to the invention;
  - figure 5d shows a simplified version of the voltage booster converter of figure 5a;
- 20 - figure 6 shows an equivalent diagram of the converter of figure 5a according to the invention during the time  $T_{on}$ ;
- figure 6a shows an equivalent diagram of the converter of figure 5d according to the invention during the time  $T_{on}$ ;
- figure 7 shows the control signals of the switches SB and SB1 of the converter of figure 5a;
- 25 - figure 7a shows the control signals of the switches SB of the converter of figure 5d;
- figure 8 shows the variation of the current in the energy recovery inductor of the converter of figure 5a;
- 30 - figure 8a shows the variation of the current in the energy recovery inductor of the converter of figure 5d;
- figure 9 represents the energy space of the recovery inductor  $L_{r1}$  and of the capacitor  $C_{eq}$  of figure 6;

- figure 10a represents a first practical structure of the converter according to the invention not comprising any interconnections between the capacitors of one and the same level of potential;
  - figure 10b represents the negative version of the converter of
- 5 figure 10a;
- figure 11 represents another practical structure comprising interconnections between the capacitors of one and the same level of potential;
  - figure 12 represents the negative version of the converter of
- 10 figure 11.

**Detailed description of embodiments :**

Figure 2 shows the general structure of the voltage booster converter according to the invention comprising K pairs of additional switches. The  
 15 converter of figure 2 comprises, furthermore, an output filtering capacitor Cout in parallel with the load Rout between the output terminals C and D.

In the general structure of the "boost converter" of figure 2 according to the invention the voltages Vc across the terminals of the capacitors of the input groups Gin<sub>i</sub> or of the output groups Gout<sub>i</sub> have one and the same DC  
 20 value, thus, the capacitors situated at one and the same level of potential may be linked together. It is thus possible simply to produce various structures of the voltage booster converter that we shall see subsequently.

Figure 3a represents an exemplary embodiment of a voltage booster converter with two stages (a single additional pair), according to the  
 25 invention, without the recovery inductor, comprising two pairs of switches P<sub>0</sub> and P<sub>1</sub>, each having two switches connected in series. The switches SB, SH for the pair P<sub>0</sub> and the switches SB<sub>1</sub>, SH<sub>1</sub> for the additional pair P<sub>1</sub>. Each switch of a pair comprises a control input so as to be placed simultaneously, the one in an on state by the application to its control input of a first control  
 30 signal C1, the other in an isolated state by the application to its control input of a second control signal C2 complementary to the first.

Figure 3b represents the negative voltage version of the voltage booster converter with two stages of figure 3a. The converter of figure 3b, of the same structure as that of figure 3a, is powered by a generator E providing

a negative potential  $V_{in}$  between the input terminals A and B. The polarity of the output capacitor  $C_{out}$  is then inverted.

Figure 4a shows a simplified structure of the booster converter of figure 3a comprising two pairs of switches. In this simplified structure, the 5 switches  $SB_1$ ,  $SH_1$  of the pair  $P_1$  are replaced by diodes  $DB_1$ ,  $DH_1$ . The switch  $SH$  of the pair  $P_0$  connected to the pair  $P_1$  is also replaced by a diode  $DH$ , only the switch  $SB$  of the pair  $P_0$  must be retained. The cathode of a diode of a pair ( $P_0$ ) is connected to the anode of the diode of the next pair ( $P_1$ ).

10       Figure 4b shows the simplified structure of the negative version of the booster converter of figure 3b. In this structure of figure 4b, the "mirror" of the structure of figure 4a, the anode of the diode of a pair ( $P_0$ ) is connected to the cathode of the diode of the next pair ( $P_1$ ). Just as for the negative voltage version of the converter of figure 3b the polarity of the output capacitor  $C_{out}$  15 is inverted.

Figure 5a shows the voltage booster converter of figure 3a comprising an energy recovery inductor  $L_{r1}$  allowing an improvement of the efficiency of the converter. The input capacitor is designated by  $C_e$  and the output capacitor by  $C_s$ .

20       We shall, subsequently, explain the manner of operation of the voltage booster converter of figure 5a according to the invention.

Figure 6 shows an equivalent diagram of the converter of figure 5a according to the invention comprising the recovery inductor  $L_{r1}$ , during the period  $T_{on}$  corresponding to the period of conduction of the switches of the 25 two pairs  $SB$  and  $SB_1$ . During this time  $T_{on}$  the switches  $SB$  and  $SB_1$  are closed, the switches  $SH$  and  $SH_1$  are open, the output capacitor  $C_{out}$  is in parallel with the two capacitors  $C_e$  and  $C_s$  in series with the recovery inductor  $L_{r1}$ .

The recovery inductor  $L_{r1}$  is sized so as to obtain a resonance of 30 the oscillating circuit of figure 6 such that:

$$T_{on} \geq \pi \sqrt{L_{r1} \cdot C_{eq}}$$

with

$$C_{eq} = \frac{1}{\frac{1}{C_{out}} + \frac{1}{C_e} + \frac{1}{C_s}}$$

For an optimal result, Ton is constant and equal to around half the period of the resonant frequency of the equivalent circuit of figure 6.

Figure 6a shows an equivalent diagram of the converter of figure 5d according to the invention during the time Ton.

- 5 In the case of figure 6a, the diode DB1 automatically opens the resonant circuit upon the zeroing of the current in the inductor Lr<sub>1</sub>. In this case, it suffices for the following relation to be satisfied:

$$Ton \geq \pi \sqrt{Lr_1 \cdot Ceq}$$

- 10 Figure 7 shows the control signals of the switches SB and SB1 of the converter of figure 5a. The other switches are controlled in a complementary manner.

- 15 Figure 8 shows the variation of the current ILr<sub>1</sub> in the energy recovery inductor Lr<sub>1</sub> as well as the sum of the voltages (Vce + Vcs) across the terminals of the respective input Ce and output Cs capacitors (converter of figure 5a).

- 20 At the time t1 when toggling from Toff to Ton, the current in the inductor is zero, the voltage (Vce + Vcs) across the terminals of the capacitors Ce and Cs is lower than the mean value of Vout and increases, passing through the mean value of Vout, the current in the inductor Lr<sub>1</sub> increases while storing up magnetic energy, passes through a maximum value when (Vce + Vcs) passes through the mean of Vout, then the current decreases down to a zero value, corresponding to the end of Ton, yielding the energy to the capacitors Ce and Cs. During Toff, the current in the inductor Lr<sub>1</sub> remains zero, the sum of the voltages (Vce+Vcs) decreases since Ce and Cs are traversed by the current of the inductor Lin, then the cycle recommences at the start of Ton.
- 25

Figure 7a shows the control signals of the switches SB of the converter of figure 5d. Figure 8a shows the variation of the current in the energy recovery inductor of the converter of figure 5d.

- 30 Figure 9 represents the energy space of the recovery inductor Lr<sub>1</sub> and of the capacitor Ceq of the converter. The abscissa axis represents the capacitive energy Wc, the ordinate axis the inductive energy WLr<sub>1</sub>, the energy variation between the inductor and the capacitors occurring in the time Ton. The energy is transferred from the capacitors to the recovery inductor then yielded to the capacitors.
- 35

The tuning of the circuit of the converter to the operating frequency with the recovery inductor  $L_{r1}$  considerably reduces the losses of rebalancing of charges in the capacitors  $C_e$  and  $C_s$  in the circuit of the "boost converter" according to the invention. These losses then become practically zero. This improvement of the converter of figure 3a with recovery inductors is applicable in the general case to  $K$  additional pairs of switches (see figure 2).

Furthermore, in order to make the booster converter according to the invention more reliable, the converter represented in figure 5d comprises in parallel with the recovery inductor  $L_{r1}$  in series with the switch  $SH_1$  of the pair  $P_1$  an impedance  $Z_1$ .

Specifically, in practice,  $T_{on}$  does not represent perfectly half the resonant period of the equivalent circuit of figure 6, the impedance  $Z_1$  makes it possible to dissipate the residual current and protect the switches which are generally MOS transistors.

This improvement of the converter of figure 5a is applicable in the general case, thus each additional pair  $P_i$  of the converter according to the invention comprises in parallel with the recovery inductor  $L_{ri}$  in series with the switch  $SH_i$  of the pair  $P_i$  an impedance  $Z_i$ .

Figure 5b shows a first version of the impedance  $Z_i$  for enhancing the reliability of the converter according to the invention. The impedance  $Z_i$  comprises a diode  $D_{dz}$  in series with a resistor  $r$ , the anode of the diode  $D_{dz}$  being linked, in the circuit of the converter, to the recovery inductor and in a second version, shown in figure 5c, another impedance  $Z_i$  comprises the diode  $D_{dz}$  in series with a Zener diode  $D_z$ , the two cathodes of the diode  $D_d$  and the Zener diode  $D_z$  being linked together, the anode of the diode  $D_{dz}$  being linked, in the circuit of the converter, to the recovery inductor.

Other types of impedance  $Z_i$  for dissipating the residual energy of the inductor  $L_{ri}$  may of course be used, for example RC or RCD cells used conventionally in the field of power electronics.

Figure 5d shows a simplified version of the voltage booster converter of figure 5a comprising two pairs of switches  $P_0$  and  $P_1$  and a recovery inductor  $L_{r1}$ . In this simplified structure, the switches  $SB_1$  and  $SH_1$  of the pair  $P_1$  are replaced by diodes  $DB_1$  and  $DH_1$ . The switch  $SH$  of the pair  $P_0$  connected to the pair  $P_1$  is also replaced by a diode  $DH$ , only the switch  $SB$  of the pair  $P_0$  has to be retained, the cathode of a diode of a pair being

connected to the anode of the diode of the next pair. As in the booster converter of figure 5a using switches, the two diodes of the pair  $P_1$  are linked in series across a recovery inductor  $Lr_1$ .

The embodiment of the simplified voltage booster converter with 5 diodes remains valid for any number of additional pairs, thus, in the general case, the switches  $SB_i$  and  $SH_i$  of the additional pairs  $P_i$  are replaced respectively by diodes  $DB_i$  and  $DH_i$ . The switch  $SH$  of the pair  $P_0$  connected to the pair  $P_1$  is a diode  $DH$ , only the switch  $SB$  of the pair  $P_0$  has to be retained. The cathode of a diode of a pair  $P_{i-1}$  being connected to the anode 10 of the diode of the next pair  $P_i$ . As in the booster converter with switches of figure 5a, the two diodes of the pair  $P_i$  are linked in series across a recovery inductor  $Lr_1$ .

The explanation of the manner of operation of the series converter comprising the recovery inductor  $Lr_1$  with two pairs ( $K=1$ ) remains valid for 15 any number of  $K$  additional pairs. Specifically, the currents in the various pairs  $P_i$  and in the corresponding recovery inductor  $Lr_i$  are the same, the number of elementary capacitors  $C$  in the groups placed in series by the switches being the same.

The voltage booster converter general structure represented in 20 figure 2 makes it possible to simply embody various other practical structures and to determine directly the value of the capacitors in each input or output branch.

Specifically, as was stated previously, in the general structure of figure 2 comprising capacitors  $C$  of like value, the voltages  $Vc$  across the 25 terminals of each of the capacitors are the same for the input groups and the same for the output groups, therefore, the capacitors of one and the same level of potential may be connected in part or in whole in parallel.

The capacitors of one and the same potential level  $Nin_1$  are, for example, all those of the input groups  $Gin_1, Gin_2, \dots, Gin_i, \dots, Gin_{K-1}, Gink$  having 30 an electrode connected to the common point between the two switches of the pair  $P_0$ , of a potential level  $Nin_2$ , all those connected by an electrode to the free electrodes of the capacitors of the level  $Nin_1$  and by the other electrode to those of the next level  $Nin_3$  and so on and so forth up to the level  $Nin_K$ .

Likewise, for the capacitors of the output groups, we shall have the 35 level  $Nout_1$  for all those of the output groups  $Gout_1, Gout_2, \dots, Gout_i, \dots, Gout_{K-1}$ ,

Gout<sub>K</sub> having an electrode connected to the common point between the two pairs of switches P<sub>0</sub> and P<sub>1</sub>, of a potential level Nout<sub>2</sub> all those connected by an electrode to the free electrodes of the capacitors of the level Nout<sub>1</sub> and by the other electrode to those of the next level Nout<sub>3</sub> and so on and so forth up to the level Nout<sub>K</sub>.

5 The dotted lines in the diagram of figure 2 represent the possible connections between the capacitors C of like value.

Figure 10a represents a first practical structure of the converter according to the invention not comprising any interconnections between the 10 capacitors of one and the same level of potential, each of the input Gin<sub>i</sub> or output Gout<sub>i</sub> groups respectively comprises a single capacitor Cea<sub>1</sub>, Cea<sub>2</sub>,...Cea<sub>i</sub>.....Cea<sub>K</sub>, for the input groups Gin<sub>i</sub> and Csa<sub>1</sub>, Csa<sub>2</sub>...Csa<sub>i</sub>...Csa<sub>K</sub>, for the output groups Gout<sub>i</sub>.

15 The value of each of the input capacitors Cea<sub>i</sub> is deduced simply from the general structure by calculating the resultant capacitance of the Ni=i capacitors C in series, with i=1, 2,...,K, i being the order of the input group considered:

$$20 \quad C_{ea_1} = C \quad i=1$$

$$C_{ea_2} = C/2 \quad i=2$$

....

$$C_{ea_i} = C/i \quad i$$

.....

$$C_{ea_K} = C/K \quad i=K$$

25

The value of each of these output capacitors Csa<sub>i</sub> is deduced simply from the general structure by calculating the resultant capacitance of Mi=(K+1)- i capacitors C in series, i being the order of the output group considered:

30

$$C_{sa_1} = C/K \quad i=1$$

$$C_{sa_2} = C/(K-1) \quad i=2$$

....

$$C_{sa_i} = C/(K+1)-i \quad i$$

35

.....

$$C_{saK} = C \quad i=K$$

Figure 10b represents the first practical structure of the converter of figure 10a in a negative version not comprising any interconnections between 5 the capacitors of one and the same level of potential.

Figure 11 represents another practical structure of the converter according to the invention, in a positive version, comprising interconnections between the capacitors of one and the same level  $Nv$  of potential (capacitors in parallel), the structure comprises a single input group  $Gin$  and a single 10 output group  $Gout$ . The input capacitor  $Ceb_i$ , for each of the potential levels  $Nin_i$ , connected between the connection points of the switches of two consecutive pairs  $P_i, P_{i-1}$ , will be deduced simply by calculating the capacitor  $Ceb_i$  equivalent to the capacitors in parallel of the level  $Nin_i$ , of potential considered, i.e.:

15

$$Ceb_1 = C.K \quad i=1$$

$$Ceb_2 = C.(K-1) \quad i=2$$

....

$$Ceb_i = C.((K+1)-i) \quad i$$

20

.....

$$Ceb_K = C \quad i=K$$

The output capacitor  $Csb_i$  of each of the levels of potential  $Nout_i$ , connected in parallel with its respective pair of switches  $P_i$  will be deduced 25 simply by calculating the capacitor  $Csb_i$  equivalent to the capacitors in parallel of the level  $Nout_i$  considered,  $i$  being the order of the output level of potential considered, i.e.:

$$Csb_1 = C \quad i=1$$

$$Csb_2 = C.2 \quad i=2$$

....

$$Csb_i = C.((K+1)-i) \quad i$$

.....

$$Csb_K = C.K \quad i=K$$

35

Figure 12 represents the voltage booster converter of figure 11, in a simplified negative voltage version, comprising interconnections between the capacitors of one and the same potential level  $Nv$ . In this simplified version, the switches  $SB_i$  and  $SH_i$  of the additional pairs  $P_i$  are replaced respectively by diodes  $DB_i$  and  $DH_i$ . The switch  $SH$  of the pair  $P_0$  connected to the pair  $P_1$  is a diode  $DH$ , only the switch  $SB$  of the pair  $P_0$  has to be retained. The anode of a diode of a pair  $P_{i-1}$  being connected to the cathode of the diode of the next pair  $P_i$ . The converter of figure 12, of the same structure as that of figure 11, is powered by a generator  $E$  providing a negative potential  $V_{in}$  between the input terminals A and B. The voltage  $V_{out}$  being negative, the polarity of the output capacitor  $C_{out}$  is then inverted.

In other embodiments it is of course possible to combine the two types of practical embodiments by placing capacitors in parallel for certain groups and in series for others.

It is also possible to embody conversion structures by combining several converters in parallel, be they positive and/or negative. The control signals of the converters of the conversion structure may then advantageously be out of phase so as to reduce the input and/or output current ripples of the booster converters.

The booster converter according to the invention makes it possible to obtain greater efficiencies than the voltage booster converters of the prior art with voltage ratios  $V_{out}/V_{in}$  of appreciably greater than five.

## VOLTAGE BOOSTER CONVERTER

Voltage booster converter comprising a pair of input terminals A and B for connecting a DC input voltage  $V_{in}$  between these two terminals; a pair  $P_0$  of switches SB, SH in series connected by the switch SB to the input terminal B, the input terminal A being connected across an input inductor  $L_{in}$  to the connection point between the two switches SB and SH in series, each switch SB, SH comprising a control input so as to be placed simultaneously, one in an on state the other in an isolated state; a pair of output terminals C and D, for powering, by an output voltage  $V_{out}$ , a load  $R_{out}$ , the output terminal D being connected to the input terminal B; K other additional pairs  $P_1, P_2, \dots, P_i, \dots, P_{K-1}, P_K$  of switches in series between the output terminal C and the free side of the switch SH with  $i = 1, 2, \dots, K-1, K$ , the two switches of one and the same additional pair  $P_i$  being connected across an energy recovery inductor  $L_{r1}$ ; K input groups,  $G_{in1}, G_{in2}, \dots, G_{in_i}, \dots, G_{in_{K-1}}, G_{in_K}$ , of  $N_i$  capacitors C of like value each in series, with  $i = 1, 2, \dots, K-1, K$  and  $N_i = i$ ; K output groups,  $G_{out1}, G_{out2}, \dots, G_{out_i}, \dots, G_{out_{K-1}}, G_{out_K}$ , of  $M_i$  capacitors C of like value each in series, with  $i = 1, 2, \dots, K$  and  $M_i = (K+1)-i$ . The switches of these other K additional pairs are controlled simultaneously by the first and second complementary control signals.